

**Workshop on  
Simulation and Characterization of Statistical CMOS  
Variability and Reliability**

**9. September, 2010, Bologna**

**Compact Modeling of the MOSFET  
Performance Distribution  
for Statistical Circuit Simulation**

**M. Miura-Mattausch  
Hiroshima University**

# About Compact Models

Device Characteristics  $\leftrightarrow$  Compact Model  $\leftrightarrow$  Circuit Simulation

- Analytical Equations
- Parameter Extraction

## Variation of Circuit Performances

- Single Transistor Variations  $\leftarrow$
- Layout Dependent Variations
- Interconnect Variations

## Goal of Compact Models

**predict statistical variation of circuit performances  
without statistical investigations**

# **Contents**

## **1. Compact MOSFET Modeling: HiSIM**

## **2. Variation Extraction**

- DC measurements (inter-chip variation)**
- basic analog circuits (intra-chip variation)**

## **3. Methodology Incorporating Circuit Simulation**

# Basic Device Equations

-Poisson:

$$\nabla^2\phi = -\frac{q}{\epsilon_{Si}}(N_D - N_A + p - n)$$

$$n = n_i \exp \frac{q(\phi - \phi_n)}{kT}$$

$$p = n_i \exp \frac{q(\phi_p - \phi)}{kT}$$

-Current Density:

$$j_n = q\mu_n n \frac{\phi}{y} + qD_n \nabla n$$


$$j_p = q\mu_p p \frac{\phi}{y} - qD_p \nabla p$$

-Continuity:  $I(t) = I_0(t) + \frac{dQ}{dt}$

( solved by circuit simulator )

-Quantum Mechanical Effect




-Ballistic Effect




# Surface-Potential-Based Model

- Based on the Poisson equation
- No fitting parameter for subthreshold region
- Reflect device-parameter (N<sub>sub</sub>, T<sub>ox</sub> etc.) dependence

# Pocket Implantation



# Universal Mobility



impurity-concentration variation  
carrier-concentration variation  
carrier-mobility variation  
current variation

$$\frac{1}{\mu_0} = \frac{1}{\mu_{\text{CB}}} + \frac{1}{\mu_{\text{PH}}} + \frac{1}{\mu_{\text{SR}}}$$

- $\bullet \mu_{\text{CB}} = CB0 + CB1 \frac{Q_i}{q \times 10^{11}}$
- $\bullet \mu_{\text{PH}} = \frac{PH0}{(T/300\text{K})^{PHTMP} \times E_{\text{eff}}^{PHI}}$
- $\bullet \mu_{\text{SR}} = \frac{SR0}{E_{\text{eff}}^{SRI}}$

$$E_{\text{eff}} = \frac{1}{\epsilon_{\text{Si}}} (NDEP \times Q_b + NINV \times Q_i)$$


$$PHI = 0.3$$

$$SRI = 2.0$$


$$NDEP = 1.0$$

$$NINV = 0.5$$

# Model Ability: 45nm Technology




# Higher order derivatives of $I_d$ - $V_d$




# Higher order derivatives of $I_d$ - $V_g$

Temp = -55<sup>o</sup>C


$V_{ds}=0.05V$




$V_{ds}=0.5V$




$V_{ds}=1V$




$V_{ds}=1.2V$



# Harmonic Distortions: Model-Ability Check



# Comparison with Mobility



$$HD1 \approx \left| V_p \frac{\partial I_{ds}}{\partial V_{gs}} \right|$$


$$HD2 \approx \left| -\frac{1}{4} V_p^2 \frac{\partial^2 I_{ds}}{\partial V_{gs}^2} \right|$$

$$HD3 \approx \left| -\frac{1}{24} V_p^3 \frac{\partial^3 I_{ds}}{\partial V_{gs}^3} \right|$$


**Mobility determines the harmonic distortion characteristics.**

# Characteristics Important for RF Applications


## 1/f Noise



## Thermal Noise



## Harmonic Distortion





- Integrating  $n$ ,  $\mu$  along the channel derives analytical descriptions.
- No additional model parameters are required.
- Features are determined only by  $I$ - $V$  characteristics.

**Surface-potential distribution along the channel is the key.**

## **2. Variation Extraction**



- DC measurements (inter-chip variation)**
- basic analog circuits (intra-chip variation)**

# Extraction for Nominal Chip





predictability of  $N_{\text{sub}}$  variation





# Prediction of $N_{\text{sub}}$ Variation: $g_m$



# Prediction of $N_{\text{sub}}$ Variation: $g_{\text{ds}}$



# Sensitivity Analysis of Model Parameters



Number of model parameters for capturing the  $V_{th}$  and  $I_{on}$  variation is limited.

# Parameter Extraction for Inter-Chip Variation

**Tox**: oxide thickness ← usually small


**NSUBC**: substrate impurity concentration

**NSUBP**: pocket impurity concentration

**XLD**: overlap length


**MUESR1**: surface-roughness scattering

# Extraction Method for Microscopic Variations




Step	Device	Parameter	Direction
1	Long	$NSUBC$	①
2		$MUESR1$	②
3	Short	$NSUBP$	③
4		$XLD$	④

With 4 parameters  $16 (2^4)$  combinations of variation boundaries are possible.



# Variations in Different Generations




## Improvements:

- gate-stack related: MUESR1 (70%)
- lithography related:  $L_{MIN}(XLD)$  (55%)
- doping related: NSUBC (30%), NSUBP (25%)

# **Parameter Extraction for Intra-Chip Variation**


- Cascode-Current Source**
- Differential-Amplifier-Stage with Feed-back Coupling**

# Cascode-Current Source



$L_{gate}=2.1\mu m$

$L_{gate}=0.6\mu m$



**Function:** provide a constant current  $I_{out}$


**Condition:**  $I_{in}=10nA$

- enhanced technology variation
- exclude resistance effect


D. Miyawaki et al., APS-DAC, p. 39, 2001.

# Origin of $I_{\text{out}}$ Variation

## Inter-Chip Variation




N3 is fixed and N4 is varied.



Mismatch between N3 and N4 is responsible for  $I_{\text{out}}$  variation.




# Extraction of Intra-Chip Variation



# Extraction Results


	<b>2.1μm</b>	<b>0.6μm</b>
<b>Inter</b>	<b>25.5mV</b>	<b>56mV</b>
<b>Intra</b>	<b>8.75mV</b>	<b>30mV</b>

**Sensitivity Analysis**  
(intra-chip variation → random)



	$\Delta N_{\text{sub}}$	$\Delta L_{\text{gate}}/0.6\mu\text{m}$	$T_{\text{ox}}$
<b>Inter</b>	<b>-1.2% / -7%</b>	<b>6.7% / -3.3%</b>	<b>1.4% / 0.7%</b>
<b>Intra</b>	<b>1%</b>	<b>3.8%</b>	<b>0</b>



# Differential-Amplifier-Stage with Feed-back Coupling



Function: to amplify  $V_{in}$  to  $V_{out}$

S. Matsumoto et al., CICC, p. 357, 2001.

4 devices same variations → inter; 4 devices different variations → intra



$$\Delta V_{in} = V_{in1} - V_{in2}$$

# Obtained Results

## Cascode-Current Source


	$\Delta N_{\text{sub}}$	$\Delta L_{\text{gate}}/0.6\mu\text{m}$
Inter	7%	6.7%
Intra	1%	3.8%

## Differential-Amplifier-Stage with Feed-Back-Coupling


	$\Delta N_{\text{sub}}$	$\Delta L_{\text{gate}}/0.6\mu\text{m}$
Inter	5.9%	6.2%
Intra	2.3%	3.2%

### **3. Methodology Incorporating Circuit Simulation**


## Inter-Chip Variation



Statistical Circuit Simulator




D2D&WID Maximum Critical Path Delay Distribution




## Process Models

Netlist of Critical Paths


WID Maximum Critical Path Delay Distribution




## Intra-Chip Variation



Statistical Circuit Simulator



FMAX Distribution



K. A. Bowman et al., IEEE J. SSC, 37, 183, 2002.

# Approach

**Number of responsible model parameters for variation are small.**




- For variation combinations, Monte Carlo simulation
- For circuit-performance simulation
  - 1. analytical description
  - 2. SPICE simulation
- For intra-chip variation
  - 1. Monte Carlo simulation
  - 2. consider two boundaries (best, worst)

# Distribution of Circuit Performances

(Monte Carlo Simulation with 10000 Samples)

## 51-Stage Ringoscillator



Dots: analytical equation for delay

Monte Carlo simulation for both inter/intra-chip variations

Lines: SPICE simulation with HiSIM2



(inter: Monte Carlo; intra: best+worst assume random variation)

# Summary

- ✓ **Compact modeling based on surface-potential description provides accurate and fast statistical simulation.**
- ✓ **Accurate parameter extraction is the key for accurate prediction of circuit performance.**
- ✓ **Statistical circuit simulation is getting realistic.**




## 測定されるデバイスレベルのばらつき



## 測定される回路レベルのばらつき


	$\Delta L$	$\Delta N_{sub,n}$	$\Delta N_{sub,p}$	$\Delta T_{ox}$
1	$2\sigma$	$2\sigma$	$-2\sigma$	$2\sigma$
2	$2\sigma$	$2\sigma$	$-2\sigma$	$-2\sigma$
3	$2\sigma$	$-2\sigma$	$2\sigma$	$2\sigma$
4	$2\sigma$	$-2\sigma$	$2\sigma$	$-2\sigma$
5	$-2\sigma$	$2\sigma$	$-2\sigma$	$2\sigma$
6	$-2\sigma$	$2\sigma$	$-2\sigma$	$-2\sigma$
7	$-2\sigma$	$-2\sigma$	$2\sigma$	$2\sigma$
8	$-2\sigma$	$-2\sigma$	$2\sigma$	$-2\sigma$




O. Prigge et al., IEICE, E82-C, p. 9107, 1999.

# Inter-Chipばらつき

装置




Wafer上のはらつき : In-Line測定からの抽出




# 1/fノイズ特性


## 1/fノイズの起源



## Statistics on a Wafer



## Comparison with Measurements




- $N_{trap}$  is fitted to measurements.
- If technology is mature,  $N_{trap}$  is nearly universal.

- **I-V characteristics determine 1/f noise characteristics.**
- **1/f noise is predictable.**

S. Matsumoto et al., IEIEC T E, E88-C, p. 247, 2005.

## Comparison with Measurements




Lines: Simulation (HiSIM)  
Symbols: Measurements

- First  $\gamma$  Reduction and Increase in the Saturation Region
- No Drastic Increase of  $\gamma$
- $\gamma$  Minimum Increase from  $2/3$

Origin of  $\gamma$  Increase → Potential Increase → Mobility Reduction

# Model Equation

$$S_{I_{ds}}(f) = \frac{W_g N_t}{q L_g^2 \eta f} kT \int_0^{L - \Delta L} \left( \frac{I_{ds}}{W_g} \right)^2 \left( \frac{1}{N(x)} \pm \alpha \mu \right)^2 dx$$



$$S_{I_d}(f) = \frac{(L - \Delta L)}{L^2} \frac{I_{ds}^2}{W} \frac{N_t(E_f)}{q \eta f} kT \left\{ \frac{1}{(N_s + N^*)(N_1 + N^*)} + \frac{2 \alpha \mu}{N_1 - N_s} \log \left( \frac{N_1 + N^*}{N_s + N^*} \right) + (\alpha \mu)^2 \right\}$$

$$N^* = \frac{C_{ox} + C_{dep} + CIT}{q\beta}$$


## Model Parameters

**Trap Density:**  $N_{trap} = N_t(E_f)/\eta$  [ $eV^{-1}cm^{-3}$ ][ $cm$ ] = [ $eV^{-1}cm^{-2}$ ]

**Scattering Coeff.:**  $\alpha$  [Vs]

**Capacitance Change:**  $CIT \approx 0$

# Origin of the Thermal Noise




**van der Ziel Equation based on Nyquist Theorem:**

$$S_{\text{id}} = \frac{4kT}{L_{\text{eff}}^2 I_{\text{ds}}} \int g_{\text{ds}}^2(y) dy$$
$$= 4kT g_{\text{ds}0} \gamma$$

$g_{\text{ds}}(y)$ : Channel Conductance  
 $g_{\text{ds}0}$ : at  $V_{\text{ds}}=0$



$\gamma$ : Noise Coefficient

## Comparison with Measurements



No Additional Model Parameters


## Noise Coefficient ( $\gamma$ ) of Short Channels





### Different Explanations

- Knoblinger et al. (2001): Hot Electron Contribution
- Jamal Deen et al. (2002): Channel Length Modulation
- Scholten et al. (2002): Velocity Saturation

## Comparison with $V_{th}$ Shift




# Induced Gate Noise & Cross-Correlation Noise



Potential distribution along the channel is responsible.  
No Additional Model Parameters



# Harmonic Distortion under High Frequency



**Carrier transit delay dominates the HD characteristics.**

## 1/fノイズ特性からのずれ

$L_g=0.13\mu\text{m}$  (nMOSFET)



Intra-Chipばらつきの原因？

# 表面ポテンシャル

