

Statistical Compact Model Strategies, and Statistical Circuit Simulation

SISPAD Variability Workshop on "Simulation and Characterization of Statistical CMOS Variability and Reliability"

Bologna, Sept.9, 2010

Presenter: André Juge

Acknowledgments



- ST team: F.Cacho, GC. Castaneda, G.Durieu, C.Forzan, D.Golanski, P.Lemoigne, JP. Morin, E.Nercessian, D.Pandini, E.Remond, M.Sellier, C.Tavernier, M.Varrot, F.Wacquant
- Modern project team: A.Asenov and University of Glasgow Device modeling group, G.Ghibaudo (IMEP), Jan van Gerwen (NXP)
- Reality project team: M.Miranda (IMEC)
- European Union: support through REALITY FP7-2008-IST-1-216537 and ENIAC Modern projects

Outline



- Variations and Impact
- Statistical Compact Models
- Statistical Circuit Simulation
- European project: Modern
- Conclusion

Variability components at circuit scale



		Process	Environment	Temporal
Global		<l<sub>o> and <w> <layer thicknesses=""> <r>'s <doping> <v<sub>body></v<sub></doping></r></layer></w></l<sub>	T environment range V _{dd} range	<nbti> Hot electron shifts</nbti>
Local	Syste- matic	OPC Phase shift Layout mediated strain Well proximity	Self-heating IR drops	Distribution of NBTI Voltage noise SOI V _{bodv} history Oxide breakdown
	Statis- tical	Random dopants Line Edge Roughness Poly Si granularity Interface roughness High-k morphology		history
Across- chip		Line width due to pattern density effects	Thermal hot spots due to non-uniform power dissipation	Computational load dependent hot spots

Classification from University of Glasgow (2009)

□SPICE models are built to reflect impact of Process, Voltage, Temperature variations and Temporal shift of individual components during circuit operation

Chip level methodologies need to be developped concurrently (beyond transistor level SPICE models) to allow manufacturing of high yield and reliable products

Variations in statistical models: examples of sources

57





Variations impact: transistor



□Impact:

- ➢ Wref Local ∼ Global
- Wmin: Local random ~ 2 x Global
- Local vs Global strongly geometry dependent

Characterization challenge:

- Design of sensitive Test structures
- De-embedding Local/Global
- Systematic/Random variations

σ	ldsat Wref	ldsat Wmin	
Global	1	1.1	
Local	1	2	
All	1.4	2.2	





Variations impact: RO example





Outline



- Variations and Impact
- <u>Statistical Compact Models</u>
 - Goal
 - Accuracy components
 - Extraction methods: PCA, NPM (SISPAD 2010), BPV
 - Corner models vs Statistical models
 - Implementation: within compact model structure / within circuit netlist
- Statistical Circuit Simulation
- European project: Modern
- Conclusion

Statistical models for circuit simulation : goal Process parameters P Tox, Lpoly, Rsh,... Global/Local TOXO, VFBO, LVAR, Model parameters M Independent/Dependent WVAR,... (PSP) CTO, CTL, TOXOVO, PSP/ BSIM/ EKV... CFL, ALPL,... (PSP) I/Q Simulation Ion, Ileak, Vth, DIBL, Geometry/Vdd/ SS,... (Nmos/Pmos) **Statistics** T/Netlist Accuracy RO tpd, power Sram SNM,... Electrical Performance E OpAmp Gain,... Transistors/Rings Computing Efficiency

Principal Component Analysis Method (PCA) statistical model extraction from electrical performance





 $\Box M$ sets extracted from full I(V) sets

 \Box A correlated set of model parameters *M* (Vth, KB,..) is reduced to a limited set of *X* independent random normal dimensionless factors.

Careful implementation allows X to be related to P (statistical independent) Mi = ai1.X1 + ai2.X2 + ...



Nonlinear Power Method (NPM, SISPAD 2010) statistical model extraction from electrical performance





Backward Propagation of Variance(BPV) statistical model extraction from electrical performance







Implementation aspects: comparison from paper work

	Features	FPV	PCA	NPM (SISPAD 2010)	BPV
E test	Samples	200-1000	200-1000	200-1000	200-1000
	Туре	Cg, Cj	Full I(V)	Full I(V)	ET param
Model	M extraction	All samples	All samples	All samples	Nominal
statistics	Moments	1,2	1,2	1, 2, 3, 4	1, 2,3 (2010)
	Correlations	\checkmark	\checkmark	\checkmark	\checkmark
E perf	Moments	1,2	1,2	1, 2, 3, 4	1, 2, 3
simulated accuracy	Correlations	\checkmark	\checkmark	\checkmark	✓ (2010)

□Silicon test time remains limiting factor, except for BPV □BPV : for mature technologies (as reported, down to 0.18um)

Statistical model: Common practice

- Circuit Design development often preceeds technology maturity, therefore Variability estimates need to be performed.
- Intradie variations: relies on advanced TCAD calibrated on previous node for local random effects, and OCV experiments on Silicon
- Interdie variations: TCAD/ Si DOEs help => Main factors, Sensitivities
- Electrical Characterization effort is key to progress, and focused on ET data (Transistor and RO figures) for all variability sources
- Physics based Compact model extensions are applied timely when needed (e.g. observation of unexpected L scaling for pocket implant Mosfet AVT figure, see presentation from G.Ghibaudo)
- Impact analysis of *electrical performance* simulated and comparison with measurements (QA approach)

Corners models vs Statistical models

- Principle: simulate circuit tolerance with combinations of pre-defined +/- no deviations of model independent parameters to minimize computational effort
- Example (PSP inputs, Speed criteria):

М	SS	SF	TT	FS	FF
dLvar	+nσ	0	0	0	-nơ
dWvar	-nơ	0	0	0	+nơ
dtox	+nσ	0	0	0	-nơ
dnsub_n dnsub_p	+nσ +n	+nσ -nσ	0 0	-nσ +nσ	-nσ -nσ
dphibl_n dphibl_p	+nσ +nσ	+nσ -nσ	0 0	-nσ +nσ	-nσ -nσ
dmu_n dmu_p	0 0	-nσ +nσ	0 0	+nσ -nσ	0 0

- Method simple and computationally efficient, but ...
- Performance specific (Ion deviation, Speed, N/P ratio,...)
- Applies under given operating conditions (Vdd, T, Layout)
- Suited to Global variations (Local deviations expected to average to 0 at circuit scale)
- Correlation between N and P model parameters difficult to handle ('0' or '1')
- Therefore requires validation against Statistical simulation



Corner Models limitation: Inverter RO example



□ Corners with 2σ model inputs, Δ Ion ~ +/- 3σ , Δ tpd > +/- 3σ □ *Ion* corners overestimate of Δ tpd (N/P Ion correlation overestimated)





Source: M.Yakupov, MEXDES 2010

Worst Power (WP) Worst Speed(WS) CornersUnderestimation of Phase Margin variation by Corners on Gain

Corner models:



- Approach 1: Pre-defined Performance specific corners
 - Performance aware corners: (CH.Lin, IEEE TED, April 2009)
 - Ion, Ioff, ...
 - Logic: Speed, Power
 - Analog: Voltage gain,...
 - SRAM: SNM,...
 - Arbitrary range: +/-nσ range (not only +/-3σ)
 - MC simulation mandatory for Pre-defined Corner model validation; can be done on a limited but representative set of circuit configurations
- Approach 2 (Analog)
 - Step 1: Generate RSM Polynomial models of Performance figures (DOE)
 - Step 2 MC simulation, then Corner analysis from MC simulated distributions

Outline



- Variations and Impact
- Statistical Compact Models
 - Goal
 - Accuracy components
 - Extraction methods: PCA, NPM (SISPAD 2010), BPV
 - Corner models vs Statistical models
 - Implementation: within compact model structure / within circuit netlist
- Statistical Circuit Simulation
- European project: Modern
- Challenges/ Conclusion

Statistical Model implementation: within core model





VARIABILITY INJECTORS: CONCEPT



The two sources "fit" the nominal Id-Vgs curve to the variable Ids-Vgs curve (see next slide)

Courtesy of M.Miranda (IMEC, 2010). Patents pending European Union support through REALITY FP7-2008-IST-1-216537



Statistical Model implementation: circuit netlist (2/4)

MODELING VARIABILITY IN A COMPACT MODEL CARD INDEPENDENT FASHION



Given a sample of $I_D(V_{GS})$ curves from any source

- TCAD
- Measurements
- Statistical Spice
- What-if analysis

Extract samples of

- ΔV_{th} by 'cutting' horizontally along $I_{D,Ref}$
- $\Delta I_D / I_D = \Delta \beta / \beta$ by 'cutting' vertically along V_{GS,Max}+ ΔV_{th}

ΔV_{th} and $\Delta \beta/\beta$ samples remain correlated

Same procedure for local and nonlocal

Courtesy of M.Miranda (IMEC, 2010).



MODELING CIRCUIT VARIABILITY



Courtesy of M.Miranda (IMEC, 2010)



BENCHMARKING VARIABILITY INJECTORS AT CIRCUIT LEVEL



Reference is statistical device foundry model (purple) Test vehicle is an inverter gate with drive

We benchmark:

Single source: voltage source model (green) Dual source: voltage and current source

model (blue)

Conclusions:

Agreement between the dual-source model with reference Single source model underperforms dualsource

In summary:

Timing can be handled by ΔV_{th} (not fully though) Leakage is largely handled by $\Delta \beta / \Delta \beta$ Dynamic power by the two injectors

Courtesy of M.Miranda (IMEC, 2010)

Outline



- Variations and Impact
- Statistical Compact Models
- Statistical Circuit Simulation
 - Analog DOE
 - <u>Timing Analysis: STA, SSTA</u>
- European project: Modern
- Challenges/ Conclusion



Circuit simulation workload: some numbers

Level		90nm	65nm	45nm
SOC	Chip area (cm2)	1	1	1
	N_Cells	2.0M	5M	10M
	N_Transistors	10M	25M	40M
Critical paths	N_Cells	100-200	100-200	100-200
	N_Transistors	500-1000	500-1000	500-1000
Compact Model	Subckt/Model parameters	280	330	400

□Simulation tools:

✓Analog Spice:	~1K transistors
✓ Fast Spice:	>~10K
✓ Timing Analysis:	SOC

Statistical compact models usage is limited by memory and computation cost

✓ Analog Spice: direct usage

✓ Timing Analysis methods: to assess STA accuracy, to enable SSTA

DOE Analysis Flow



 DOE analysis can be used to study the impact of process variation for analog designs



DOE Analysis Flow



Circuit Performances Analysis based on polynomial expression:

Sensitivity Analysis

Weight of each process parameter on Performance Y



Yield and Robustness Analysis

$$Cpk = \min\left(\frac{USL - P_{0.50}}{P_{0.99865} - P_{0.5}}, \frac{P_{0.5} - LSL}{P_{0.50} - P_{0.00135}}\right)$$

Worst-Case Analysis



Find the sets of Process Parameters leading to Ymin and Ymax

Ex. : Ymin→ poly_cd=3 nsvtlp=3 psvtlp=-3...

Ymax → poly_cd=-3 nsvtlp=-3 psvtlp=3...

Courtesy of E.Remond/E.Nercessian/JP.Morin

Statistical Static Timing Analysis (SSTA)





Why Statistical Static Timing Analysis?



- Statistical Static Timing Analysis (SSTA) has been proposed:
 - To deal with circuit timing uncertainty
 - As an alternative to *corner*-case analysis
- SSTA basic concept:
 - Propagate delay distributions, instead of deterministic delays, along the timing graph
 - Compute node and path delay distributions
 - Estimate the distribution of circuit delay as the joint distribution of path delays
 - Find the chip timing yield from circuit delay distribution
- What is different?
 - Critical paths are not well defined
 - Every path can be critical under some probability
 - there is a general agreement on the fact that traditional derating is not going to work to model the on-chip random variations

Courtesy of D.Pandini/C.Forzan

Path Length



 For different path lengths we simulate D2D variations (=Global), mismatch (=Local random) variations, and the *rms* sum



Courtesy of D.Pandini/C.Forzan

Path Length



Derating cannot correctly model local random variations (mismatch)



Challenges for SSTA



- Modeling data for SSTA
 - Which process parameters are most critical?
 - L_{eff}, V_T, T_{ox}, doping, ILD thickness, metal thickness, metal width
 - Obtaining inter-die (W2W and D2D) variations, intra-die variations (WID) and spatial information from raw data



- Tracking process as it matures
- Representing process variations in the cell library
 Courtesy of D.Pandini/C.Forzan

Outline



- Variations and Impact
- Statistical Compact Models
- Statistical Circuit Simulation
 - Analog DOE
 - Timing Analysis: STA, SSTA
- European project: Modern
- Conclusion

Modern EU project



 The objective of the MODERN project is to develop new paradigms in integrated circuit design that will enable the manufacturing of reliable, low cost, low EMI, high-yield complex products using unreliable and variable devices.

Specifically, the main goals of the project are:

- Advanced, yet accurate, models of process variations for nanometre devices, circuits and complex architectures.
- Effective methods for evaluating the impact of process variations on manufacturability, design reliability and circuit performance.

o Reliability, noise, EMC/EMI.

o Timing, power and yield.

eling and DEsign of Reliable, process variation-aware

Nanoelectronic devices, circuits and systems

- Design methods and tools to mitigate or tolerate the effects of process variations on those quantities applicable at the device, circuit and architectural levels.
- Validation of the modelling and design methods and tools on a variety of silicon demonstrators.



Layout and strain induced variability (Synopsys)

More information on MODERN can be found at http://www.eniac-modern.org/







 The MODERN Consortium features strong competence and expertise in the field of advanced technologies, with a well-balanced participation between Large Industries, SMEs, Research Centres and Universities from all over Europe.



Conclusion



- Joint effort is needed in TCAD, Characterization, Compact Modeling, and Circuit simulation methods, concurrently with tremendous effort for technology development
- TCAD :
 - Comprehensive analysis of *local random* variability and *reliability statistics*.
 - Validation on existing materials and devices
 - Estimation of impact on new materials and devices for coming technology nodes
- Statistical Compact Modeling:
 - Physics based and Accurate compact models over Process Voltage Temperature
 - Method for extracting Statistical models: BPV? NPM? Just for mature technologies?
- Statistical Circuit simulation
 - MC methods are proven efficient/accurate when applied to DOE-RSM Polynomial models
 - Performance aware Corner simulation still help when MC is not applicable
 - Timing analysis: SSTA?

References



- [1] G. Gildenblat & "PSP: An Advanced Surface-Potential-Based MOSFET Model for Circuit Simulation," IEEE TED, vol.53, No. 9, September 2006, pp. 1979-1993
- [2] PSP web site <u>http://pspmodel.asu.edu/</u>
- [3] Q. Zhou, W. Yao, W. Wu, X. Li, Z. Zhu and G. Gildenblat, "Parameter extraction for the PSP MOSFET model by the combination of genetic and Levenberg-Marquardt algorithms," *Proc. IEEE ICMTS*, March 2009, pp. 137-142
- [4] X.Li C.C.McAndrew, W.Wu, S.Chaudhry, J.Victory, G.Gildenblat "Statistical Modeling with the PSP MOSFET model" IEEE Trans. CAD ICS, vom.29, no4, April 2010
- [5] A.Asenov &al, "Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETS," IEEE TED, vol.50, no9, pp.1837-1852, Sep.2003
- [6] Pelgrom M., Duinmaijer A. and Welbers A. Matching properties of MOS transistors. IEEE Journal of Solid State Circuits, vol.24, n° 5, pp. 1433-40, 1989.
- [7] Cathignol A., Bordez S., Cros A., Rochereau K. and Ghibaudo G. Abnormally high local electrical fluctuatios in heavily pocketimplanted bulk long MOSFET. Journal of Solid-States Electronics, v. 53, n° 2, pp. 127-33, 2009.
- [8] Cecilia M. Mezzomo, Aurelie Bajolet, Augustin Cathignol, Emmanuel Josse, Gérard Ghibaudo, "Modeling local electrical fluctuations in 45 nm heavily pocket-implanted bulk MOSFET", to be published
- [9] F. Cacho, H. Bono, R. Beneyton, B. Dumont, A. Colin, and P. Morin, "Simulation of pattern effect induced by millisecond annealing used in advanced metal-oxide-semiconductor technologies," JOURNAL OF APPLIED PHYSICS **108**, 014902 _2010
- [10] C.C.McAndrew and P.G.Drennan,"Statistical Modeling for Circuit Simulation," Proc. IEEE ISQED 2003, pp.357-362
- [11] CH.Lin & al. "Performance Aware Corner Model for Design for Manufacturing," IEEE TED Vol56, no4, April 2009
- [12] J.Power &al, "Relating statistical MOSFET model parameter variabilities to IC manufacturing process fluctuations enabling realistic worst case design," IEEE Trans. Semicon.Manuf., vol.7, no 3, pp.306-318, Aug.1994
- [13] J.Power &al, "An approach for relating model parameter variabilities to process fluctuations," Proc. ICMTS, 1993, pp63-68
- [14] Verkinderen A. "Variability effect on Timing: Margining or Modeling?" VARI Workshop key-note May 2010
- [15] Cristiano Forzan, Davide Pandini "Statistical static timing analysis: A survey", INTEGRATION, the VLSI journal 42 (2009) 409–435
- [16] BSIM Website, http://www-device.eecs.berkeley. edu/~bsim3/bsim4.html.
- [17] CC.McAndrew X.Li I.Stevanovic, G.Gildenblat Extensions to Backward Propagation of Variance for Statistical Modeling, IEEE Design and Test of Computers 2010





Thank you!